You are not registered yet. Please click here to register!
RTL - Page 2 - i4memory.com - different look at memory
Tags Register Blogs FAQ Members List Calendar Mark Forums Read

Notices

Reply
 
Thread Tools
Old 12-11-2009, 07:12 PM   #9
raja
Junior Member
raja's PC Specs
 
Join Date: Sep 20 2008
Posts: 22
Channel 2 & Channel 3 will be + addtional clock skew due to distance from CPU. So, if slot 1 is @ 540 ps at X freq, then slot 2 & 3 maybe +100~300ps extra.

Switching frequency is to adjust transient response of rail, quicker error recovery when faced with load change.
raja is offline   Reply With Quote
Old 16-11-2009, 07:19 PM   #10
SAE
Member
SAE's PC Specs
 
Join Date: Jan 11 2009
Posts: 53
Wow, that's quite some heavy stuff to digest, Raju! Seems it's enough to scratch the surface of it to perform well.
I cannot imagine how I could assimilate such a knowlegde without an engineering background... I'll have a look at this xls of yours later, thanks again mate for shedding some light on this.
SAE is offline   Reply With Quote
Old 16-11-2009, 11:36 PM   #11
Cyb3rGlitch
Junior Member
Cyb3rGlitch's PC Specs
 
Join Date: Nov 15 2009
Location: Sydney
Posts: 23
Awesome! This is the stuff that I've been eager to learn about. Cheers!
Cyb3rGlitch is offline   Reply With Quote
Old 29-11-2009, 09:35 AM   #12
raja
Junior Member
raja's PC Specs
 
Join Date: Sep 20 2008
Posts: 22
[quote=raja;122660]Channel 2 & Channel 3 will be + addtional clock skew due to distance from CPU. So, if slot 1 is @ 540 ps at X freq, then slot 2 & 3 maybe +100~300ps extra.

quote]


I should correct this to say - this really depends on how well the traces are matched in length. The traces to the closest slots should be snaked back on themsleves to add length so that they may use the same level of skew as the further slots (this is board dependant). On some boards you can run the same RTL to both channels if the trace length is well matched.

later
Raja
raja is offline   Reply With Quote
Old 29-11-2009, 12:58 PM   #13
eva2000
Administrator
eva2000's PC Specs
 
Join Date: Jul 22 2004
Location: Brisbane, Australia
Posts: 23,017
twitter.com/i4memorycom Facebook Page livestream.com/i4memorycom
Blog Entries: 42
Yeah i find both DFI UT X58 and Asus P6T6 WS Revolution occasionally have RTL B/C channels with same RTL values at certain clocks without problems.
eva2000 is offline   Reply With Quote
Old 30-11-2009, 08:43 PM   #14
raja
Junior Member
raja's PC Specs
 
Join Date: Sep 20 2008
Posts: 22
Sounds about right. At certain frequncies, parasitic capacitance and inductance may start to play a part in the required level of skew. There's also the possibility of varaince between the transmiter stages and their slew rate for a given rail voltage and how well they drive into a capacitive load. All of this can add up to change the level of skew sensed by the IMC during post.

later
Raja
raja is offline   Reply With Quote
Old 30-11-2009, 08:54 PM   #15
eva2000
Administrator
eva2000's PC Specs
 
Join Date: Jul 22 2004
Location: Brisbane, Australia
Posts: 23,017
twitter.com/i4memorycom Facebook Page livestream.com/i4memorycom
Blog Entries: 42
I'm also finding on Asus P6T6 WS Revolution that certain memory modules i.e. 6GB Gskill Trident 2000C9, if I set DDRAM Data/CTRL VREF to 0.480/0.480 on channel C I can clock the memory more stably especially for 8x32M Pi Hyper Pi runs.

Running 6x 2GB A-Data 2000X on same board also resulted in weird optimal DATA/CTRL VREF for A/B/C channels too of 0.480/0.525/0.470 for both DATA and CTRL A/B/C channels http://i4memory.com/f83/12gb-data-20...testing-20350/ - although once set 6x2GB @DDR3-2000Mhz 8-9-8-x 2T was pretty easy at 1.62v

Would love to see Anandtech do something to cover DATA/CTRL VREF for the layman among us
eva2000 is offline   Reply With Quote
Old 30-11-2009, 09:20 PM   #16
raja
Junior Member
raja's PC Specs
 
Join Date: Sep 20 2008
Posts: 22
Most of it is identical to GTL reference voltage tuning, refer to work by Kris (on TTR) or by John (on edge of stability). The general concept is identical, especialy for CMD/ADDR reference. The DQ line is differential, so the reference point is set at the midpoint (50%) by default.

Last edited by raja; 30-11-2009 at 09:25 PM.
raja is offline   Reply With Quote
Reply

Bookmarks

Tags
rtl


Currently Active Users Viewing This Thread: 1 (0 members and 1 guests)
 
Thread Tools


Similar Threads for: RTL
Thread Thread Starter Forum Replies Last Post
Intel Core i7 980X Gulftown Club - post your results here... eva2000 General Intel Motherboards / CPU 372 23-01-2012 05:55 AM
Asus P6T6 WS Revolution Info, Overclocking Guide & Photos eva2000 Asus Intel motherboards / CPU 107 17-11-2010 07:18 PM
X58 RTL changes everytime I reboot bolden DDR3 Intel Memory 4 19-12-2009 09:00 PM
Rampage II Extreme - BIOS Changes RTL Values on its own CryptiK Asus Intel motherboards / CPU 4 05-10-2009 04:22 AM


All times are GMT +11. The time now is 05:16 PM.

no new posts