You are not registered yet. Please click here to register!
View Single Post - DFI Lanparty UT X58-T3EH8 LGA1366 Photos, Bios and Overclocking Information Guide
View Single Post
Old 24-12-2008, 11:45 AM   #8
eva2000
Administrator
eva2000's PC Specs
 
Join Date: Jul 22 2004
Location: Brisbane, Australia
Posts: 23,011
twitter.com/i4memorycom Facebook Page livestream.com/i4memorycom
Blog Entries: 42
Max Bclk with tight 7-7-7-17 timings

Time to test for max Bclk with tight 7-7-7-17 timings. These aren't fully stable just testing for Super Pi 32M and 3dmark06 stability first. Don't mind the vcore, I didn't fine tune the settings just set it to whatever booted into windows

I ended up with max 220Bclk bootable into windows. The clock generator under reports Bclk a tad so ended up with 219.6Bclk. For memory clock used DRAM Frequency 1067Mhz (1067/133 = 8x mem multiplier), so resulted in 219.6 x 8 = DDR3-1756Mhz or 878Mhz 7-7-7-17 at 1.875v with CPU VTT at 1.48v.

I tested same settings with 18x and 19x cpu multiplier.

18x219.6Bclk





19x219.6Bclk





Bios settings used:
Code:
Genie BIOS Setting

CPU Feature
Set VR Current Limit Max: Disabled
Thermal Management Control: Disabled
EIST Function: Disabled
CxE Function: Disabled
Execute Disable Bit: Disabled
Virtualization Technology: Disabled
TDC Enable: Disabled
x TDC Limit: 0
TDP Enable: Disabled
x TDP Limit: 0

***** Logical Processor Setting *****
Intel HT Technology: Enabled
Active Processor Cores: All

DRAM Timing
Memory Control Setting: AUTO
Memory LowGap: 1536M

DRAM Command Rate: AUTO
CAS Latency Time (tCL): 7
RAS# to CAS# Delay (tRCD): 7
RAS# Precharge (tRP): 7
Precharge Delay (tRAS): 17
REF to ACT Delay (tRFC): 60
Write to PRE Delay (tWR): AUTO
Rank Write to Read (tWTR): AUTO
ACT to ACT Delay (tRRD): AUTO
Row Cycle Time (tRC): AUTO
Read CAS# Precharge (tRTP): AUTO
Four ACT WIN Time (tFAW): AUTO

Voltage Setting
O.C. Shut Down Free: Enable O.C.S.D.F
CPU VID Control: 1.35v and 1.400v
CPU VID Special Add Limit: Enabled
CPU VID Special Add: Auto
Vcore Droop Control: Enabled
DRAM Bus Voltage: 1.875v
DRAM PWM Switch Frequency: Nominal
DRAM PWM Phase Control: 2 Phase Operation
CPU VTT Special Add: AUTO
CPU VTT Voltage: 1.48v
VTT PWM Switch Frequency: Nominal
VTT PWM Phase Control: 2 Phase Operation
CPU PLL Voltage: 1.80v
IOH/ICH 1.1V Voltage: 1.11v
IOH Analog Voltage: 1.10v
ICH 1.5 Voltage: 1.5v
ICH 1.05V Voltage: 1.05v
DIMM 1/2 DQ/DQSTB Bus VREF: -00.0%
DIMM 3/4 DQ/DQSTB Bus VREF: -00.0%
DIMM 5/6 DQ/DQSTB Bus VREF: -00.0%
ADDR/CMD VREF Control: Disabled
x DIMM 1/2 ADDR/CMD Bus VREF: 110
x DIMM 3/4 ADDR/CMD Bus VREF: 110
x DIMM 5/6 ADDR/CMD Bus VREF: 110
CPU QPI Drive Strength: Normal
IOH QPI Drive Strength: Normal

Exit Setup Shut down: Mode 2
O.C. Fail Retry Counter: Enabled
O.C. Fail CMOS Reload: Disabled

PPM Function: Enabled
Turbo Mode Function: Disabled
1 core Max Turbo Ratio: 26x
2 core Max Turbo Ratio: 25x
3 core Max Turbo Ratio: 25x
4 core Max Turbo Ratio: 25x
CPU Non-Turbo Clock Ratio: 18x and 19x

* BCLK/UCLK/QPI Controller Settings *
QPI Control Settings: Enabled
QPI Link Fast Mode: Enabled
QPI Frequency: AUTO
CPU Base Clock (BCLK): 220 Mhz
Boot Up CPU Base Clock: AUTO
PCIE Clock: 100 Mhz
DRAM Frequency: 1067Mhz (ratio referenced to default 133 bclk - so 1333Mhz /133Mhz = 10x DRAM multiplier)
UnCore Frequency: 2133Mhz (optimal to keep Uncore at 2x DRAM Frequency)

CPU Spread Spectrum: Disabled
PCIE Spread Spectrum: Disabled

Last edited by eva2000; 28-12-2008 at 05:30 AM.
eva2000 is offline   Reply With Quote