i4memory.com DFI LP UT X58-T3EH8
Go Back   i4memory.com > Hardware > Motherboards / CPU > Intel motherboards / CPU > DFI Intel Motherboard / CPU
Reload this Page DFI LP UT X48-T3RS / X48-T2R Bios Templates
Home Register Ramlist All AlbumsBlogs FAQ Members List Calendar Mark Forums Read

Notices
Welcome to the i4memory.com forums.

You are currently viewing our boards as a guest which gives you limited access to view most discussions and access our other features. By joining our free community you will have access to post topics, communicate privately with other members (PM), create your own blog, respond to polls, upload content and access many other special features. Registration is fast, simple and absolutely free so please, join our community today!

If you have any problems with the registration process or your account login, please contact contact us.


DFI LP UT X48-T3RS / X48-T2R Bios Templates


Post New Thread  Closed Thread
 
LinkBack (2) Thread Tools
Administrator
 eva2000's Avatar
 
Join Date: Jul 22 2004
Australia
Brisbane, Australia
Posts: 17,184
Blog Entries: 10
eva2000 is offline
DFI LP UT X48-T3RS / X48-T2R Bios Templates
Old 07-06-2008, 07:33 PM   2 links from elsewhere to this Post. Click to view. #1 (permalink)

Click on link to show relevant bios screen image. Plain text file version is attached to this post below.

DFI LP UT X48-T3RS 714 Beta Bios
Settings Template


714 beta bios
- Updated the 6/4 beta template with 714 beta template settings but haven't updated screenshots yet as there's more bios updates to come.

PC Health Status
Adjust CPU Temp: Auto

CPU Feature
- Thermal Management Control: Disabled
- PPM(EIST) Mode: Disabled
- Limit CPUID MaxVal: Disabled
- CIE Function: Disabled
- Virtualization Technology: Disabled
- Core Multi-Processing: Enabled

Exist Setup Shutdown: Mode 2
Shutdown after AC Loss: Disabled
O.C. Fail retry Counter 0
CPU Clock Ratio: 9x
CPU N/2 Ratio: Disabled
Target CPU Clock:
CPU Clock: 333
Boot Up Clock: AUTO
CPU Clock Amplitude: 800mv
CPU Clock0 Skew: 0ps
CPU Clock1 Skew: 0ps
DRAM Speed: 333/1333
- Target DRAM Speed: DDR3-1333
PCIE Clock: 100mhz
PCIE Slot Config: 1X 1X

CPU Spread Spectrum: Disabled
PCIE Spread Spectrum: Disabled
SATA Spread Spectrum: Disabled

Voltage Settings
CPU VID Control: 1.10000v
COY VID Special Add Limit: Enabled
CPU VID Special Add: AUT0
DRAM Voltage Control: 1.57v
SB Core/CPU PLL Voltage: 1.51
NB Core Voltage: 1.430
CPU VTT Voltage: 1.100
Vcore Droop Control: Enabled
Clockgen Voltage Control: 3.45v
GTL+ Buffers Strength: Strong
Host Slew Rate: Weak
x MCH RON Offset Value:
x MCH RTT Offset Value:
x MCH Slew Rate Offset Value:
x MCH VREF 1 Value:
x MCH VREF 2 Value:
x MCH VREF 3 Value:

GTL REF Voltage Control: Disable
x CPU GTL 1/2 REF Volt: 113
x CPU GTL 0/3 REF Volt: 100
x North Bridge GTL REF Volt: 100

DRAM Timing
- DRAM CLK Driving Strength: Level 6
- DRAM DATA Driving Strength: Level 8
- Ch1 DLL Default Skew Model: Model 0
- Ch2 DLL Default Skew Model: Model 0
- Enhance Data transmitting: AUTO
- Enhance Addressing: AUTO
- T2 Dispatch: AUTO

Fine Delay Step Degree: 5ps to 80ps

Clock Setting Fine Delay
Ch1 Clock Crossing Setting: AUTO
- DIMM 1 Clock fine delay: Current
- DIMM 2 Clock fine delay: Current
- DIMM 2 Control fine delay: Current
- DIMM 1 Control fine delay: Current
- Ch 1 Command fine delay: Current

Ch2 Clock Crossing Setting: AUTO
- DIMM 3 Clock fine delay: Current
- DIMM 4 Clock fine delay: Current
- DIMM 4 Control fine delay: Current
- DIMM 3 Control fine delay: Current
- Ch 2 Command fine delay: Current

Ch1Ch2 CommonClock Setting: AUTO

Ch1 RDCAS GNT-Chip Delay: Auto
Ch1 WRCAS GNT-Chip Delay: Auto
Ch1 Command to CS Delay: Auto

Ch2 RDCAS GNT-Chip Delay: Auto
Ch2 WRCAS GNT-Chip Delay: Auto
Ch2 Command to CS Delay: Auto

Common CMD to CS Timing: AUTO/1N/2N (command rate)

CAS Latency Time (tCL): 8
RAS# to CAS# Delay (tRCD): 8
RAS# Precharge (tRP): 8
Precharge Delay (tRAS): 27
All Precharge to Act: AUTO
REF to ACT Delay (tRFC): Auto
Performance LVL (Read Delay) (tRD): AUTO

Read delay phase adjust: Enter

Ch1 Read delay phase (4~0)
- Channel 1 Phase 0 Pull-In: AUTO
- Channel 1 Phase 1 Pull-In: AUTO
- Channel 1 Phase 2 Pull-In: AUTO
- Channel 1 Phase 3 Pull-In: AUTO
- Channel 1 Phase 4 Pull-In: AUTO

Ch2 Read delay phase (4~0)
- Channel 2 Phase 0 Pull-In: Auto
- Channel 2 Phase 1 Pull-In: Auto
- Channel 2 Phase 2 Pull-In: Auto
- Channel 2 Phase 3 Pull-In: Auto
- Channel 2 Phase 4 Pull-In: Auto

MCH ODT Latency: AUTO
Write to PRE Delay (tWR): AUTO
Rank Write to Read (tWTR): AUTO
ACT to ACT Delay (tRRD): AUTO
Read to Write Delay (tRDWR): AUTO
Ranks Write to Write (tWRWR): AUTO
Ranks Read to Read (tRDRD): AUTO
Ranks Write to Read (tWRRD): AUTO
Read CAS# Precharge (tRTP): AUTO
ALL PRE to Refresh: AUTO
XMP Support: Disabled

DFI LP UT X48-T3RS 6/4 Beta Bios
Settings Template


6/4 beta bios

Code:
PC Health Status
Adjust CPU Temp: Auto

CPU Feature
- Thermal Management Control: Disabled
-  PPM(EIST) Mode: Disabled
- Limit CPUID MaxVal: Disabled
- CIE Function: Disabled
- Virtualization Technology: Disabled
- Core Multi-Processing: Enabled

Exist Setup Shutdown: Mode 2
Shutdown after AC Loss: Disabled
O.C. Fail retry Counter 0
CPU Clock Ratio: 9x
CPU N/2 Ratio: Disabled
Target CPU Clock:
CPU Clock: 333
Boot Up Clock: AUTO
CPU Clock Amplitude: 800mv
CPU Clock0 Skew: 0ps
CPU Clock1 Skew: 0ps
DRAM Speed: 333/1333
- Target DRAM Speed: DDR3-1333
PCIE Clock: 100mhz
PCIE Slot Config: 1X 1X

CPU Spread Spectrum: Disabled
PCIE Spread Spectrum: Disabled
SATA Spread Spectrum: Disabled

Voltage Settings
CPU VID Control: 1.10000v
COY VID Special Add Limit: Enabled
CPU VID Special Add: AUT0
DRAM Voltage Control: 1.57v
SB Core/CPU PLL Voltage: 1.51
NB Core Voltage: 1.430
CPU VTT Voltage: 1.100
Vcore Droop Control: Enabled
Clockgen Voltage Control: 3.45v
GTL+ Buffers Strength: Strong
Host Slew Rate: Weak
x MCH RON Offset Value:
x MCH RTT Offset Value:
x MCH Slew Rate Offset Value:
x MCH VREF 1 Value:
x MCH VREF 2 Value: 
x MCH VREF 3 Value:

GTL REF Voltage Control: Disable
x CPU GTL 1/2 REF Volt: 113
x CPU GTL 0/3 REF Volt: 100
x North Bridge GTL REF Volt: 100

DRAM Timing
- Enhance Data transmitting: Auto
- Enhance Addressing: Auto
- T2 Dispatch: Auto

DRAM Default Skew Model: Model 0 to 3

Fine Delay Step Degree: 5ps to 80ps

Clock Setting Fine Delay
Ch1 Clock Crossing Setting: AUTO
- DIMM 1 Clock fine delay: Current
- DIMM 2 Clock fine delay: Current
- DIMM 2 Control fine delay: Current
- DIMM 1 Control fine delay: Current
- Ch 1 Command fine delay: Current

Ch2 Clock Crossing Setting: AUTO
- DIMM 3 Clock fine delay: Current
- DIMM 4 Clock fine delay: Current
- DIMM 4 Control fine delay: Current
- DIMM 3 Control fine delay: Current
- Ch 2 Command fine delay: Current

Ch1Ch2 CommonClock Setting: AUTO

Ch1 RDCAS GNT-Chip Delay: Auto
Ch1 WRCAS GNT-Chip Delay: Auto
Ch1 Command to CS Delay: Auto

Ch2 RDCAS GNT-Chip Delay: Auto
Ch2 WRCAS GNT-Chip Delay: Auto
Ch2 Command to CS Delay: Auto

Common CMD to CS Timing: AUTO/1N/2N (command rate)

CAS Latency Time (tCL): 8
RAS# to CAS# Delay (tRCD): 8
RAS# Precharge (tRP): 8
Precharge Delay (tRAS): 27
All Precharge to Act: AUTO
REF to ACT Delay (tRFC): Auto
Performance LVL (Read Delay) (tRD): AUTO

Read delay phase adjust: Enter

Ch1 Read delay phase (4~0)
- Channel 1 Phase 0 Pull-In: AUTO
- Channel 1 Phase 1 Pull-In: AUTO
- Channel 1 Phase 2 Pull-In: AUTO
- Channel 1 Phase 3 Pull-In: AUTO
- Channel 1 Phase 4 Pull-In: AUTO

Ch2 Read delay phase (4~0)
- Channel 2 Phase 0 Pull-In: Auto
- Channel 2 Phase 1 Pull-In: Auto
- Channel 2 Phase 2 Pull-In: Auto
- Channel 2 Phase 3 Pull-In: Auto
- Channel 2 Phase 4 Pull-In: Auto

MCH ODT Latency: AUTO
Write to PRE Delay (tWR): AUTO
Rank Write to Read (tWTR): AUTO
ACT to ACT Delay (tRRD): AUTO
Read to Write Delay (tRDWR): AUTO
Ranks Write to Write (tWRWR): AUTO
Ranks Read to Read (tRDRD): AUTO
Ranks Write to Read (tWRRD): AUTO
Read CAS# Precharge (tRTP): AUTO
ALL PRE to Refresh: AUTO

DFI LP UT X48-T3RS 5/21 Official Bios
Settings Template


5/21 official bios

Code:
PC Health Status
Adjust CPU Temp: Auto

CPU Feature
- Thermal Management Control: Disabled
-  PPM(EIST) Mode: Disabled
- Limit CPUID MaxVal: Disabled
- CIE Function: Disabled
- Virtualization Technology: Disabled
- Core Multi-Processing: Enabled

Exist Setup Shutdown: Mode 2
Shutdown after AC Loss: Disabled
O.C. Fail retry Counter 0
CPU Clock Ratio: 9x
CPU N/2 Ratio: Disabled
Target CPU Clock:
CPU Clock: 333
Boot Up Clock: AUTO
CPU Clock Amplitude: 800mv
CPU Clock0 Skew: 0ps
CPU Clock1 Skew: 0ps
DRAM Speed: 333/1333
- Target DRAM Speed: DDR3-1333
PCIE Clock: 100mhz
PCIE Slot Config: 1X 1X

CPU Spread Spectrum: Disabled
PCIE Spread Spectrum: Disabled
SATA Spread Spectrum: Disabled

Voltage Settings
CPU VID Control: 1.10000v
COY VID Special Add Limit: Enabled
CPU VID Special Add: AUT0
DRAM Voltage Control: 1.57v
SB Core/CPU PLL Voltage: 1.51
NB Core Voltage: 1.430
CPU VTT Voltage: 1.100
Vcore Droop Control: Enabled
Clockgen Voltage Control: 3.45v
GTL+ Buffers Strength: Strong
Host Slew Rate: Weak
GTL REF Voltage Control: Disable
x CPU GTL1/3 REF Volt: 110
x CPU GTL 0/2 REF Volt: 110
x North Bridge GTL REF Volt: 110

DRAM Timing
- Enhance Data transmitting: Auto
- Enhance Addressing: Auto
- T2 Dispatch: Auto

DLL Mode: Mode 0

Clock Setting Fine Delay
Ch1 Clock Crossing Setting: AUTO
- DIMM 1 Clock fine delay: Current
- DIMM 2 Clock fine delay: Curren
- DIMM 1 Control fine delay: Current
- DIMM 2 Control fine delay: Current
- Ch 1 Command fine delay: Current

Ch2 Clock Crossing Setting: AUTO
- DIMM 3 Clock fine delay: Current
- DIMM 4 Clock fine delay: Current
- DIMM 3 Control fine delay: Current
- DIMM 4 Control fine delay: Current
- Ch 2 Command fine delay: Current

Ch1Ch2 CommonClock Setting: AUTO

Ch1 RDCAS GNT-Chip Delay: Auto
Ch1 WRCAS GNT-Chip Delay: Auto
Ch1 Command to CS Delay: Auto

Ch2 RDCAS GNT-Chip Delay: Auto
Ch2 WRCAS GNT-Chip Delay: Auto
Ch2 Command to CS Delay: Auto

CAS Latency Time (tCL): 8
RAS# to CAS# Delay (tRCD): 8
RAS# Precharge (tRP): 8
Precharge Delay (tRAS): 27
All Precharge to Act: AUTO
REF to ACT Delay (tRFC): Auto
Performance LVL (Read Delay) (tRD): AUTO

Read delay phase adjust: Enter

Ch1 Read delay phase (4~0)
- Channel 1 Phase 0 Pull-In: AUTO
- Channel 1 Phase 1 Pull-In: AUTO
- Channel 1 Phase 2 Pull-In: AUTO
- Channel 1 Phase 3 Pull-In: AUTO
- Channel 1 Phase 4 Pull-In: AUTO

Ch2 Read delay phase (4~0)
- Channel 2 Phase 0 Pull-In: Auto
- Channel 2 Phase 1 Pull-In: Auto
- Channel 2 Phase 2 Pull-In: Auto
- Channel 2 Phase 3 Pull-In: Auto
- Channel 2 Phase 4 Pull-In: Auto

MCH ODT Latency: AUTO
Write to PRE Delay (tWR): AUTO
Rank Write to Read (tWTR): AUTO
ACT to ACT Delay (tRRD): AUTO
Read to Write Delay (tRDWR): AUTO
Ranks Write to Write (tWRWR): AUTO
Ranks Read to Read (tRDRD): AUTO
Ranks Write to Read (tWRRD): AUTO
Read CAS# Precharge (tRTP): AUTO
ALL PRE to Refresh: AUTO
CMD to CST mode: AUTO/1T/2T
Attached Files
File Type: txt biostemplate_0521.txt (3.0 KB, 4 views)
File Type: txt biostemplate_064beta.txt (3.3 KB, 1 views)
File Type: txt biostemplate_714beta.txt (3.4 KB, 7 views)
Last edited by eva2000; 24-07-2008 at 06:07 PM..
Administrator
 eva2000's Avatar
 
Join Date: Jul 22 2004
Australia
Brisbane, Australia
Posts: 17,184
Blog Entries: 10
eva2000 is offline
Re: DFI LP UT X48-T3RS / X48-T2R Bios Templates
Old 07-06-2008, 07:34 PM   #2 (permalink)

DFI LP UT X48-T2RS Bios Settings Template


coming soon....
Closed Thread

Bookmarks

« Previous Thread | Next Thread »

Currently Active Users Viewing This Thread: 1 (0 members and 1 guests)
 
Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts
BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are On

Similar Threads for: DFI LP UT X48-T3RS / X48-T2R Bios Templates
Thread Thread Starter Forum Replies Last Post
[Anandtech.com] DFI X48 LT T2R: Floats like a Butterfly… eva2000 Reviews & News Online 0 11-05-2008 02:14 AM
Intel Core 2 Duo E6600 + Asus 680i Striker Extreme SLI motherboard Results eva2000 Asus Intel motherboards / CPU 109 18-05-2007 04:39 AM
AMD64 Overclocking Guide (07/11/06) eva2000 General AMD Motherboards / CPU 7 02-11-2006 05:42 PM
DFI Lanparty UT NF3 250Gb s754 adventures eva2000 DFI AMD motherboards / CPU 81 18-03-2006 12:13 AM


LinkBacks (?)
LinkBack to this Thread: http://i4memory.com/f80/dfi-lp-ut-x48-t3rs-x48-t2r-bios-templates-6664/
Posted By For Type Date
DFI UT X48-T3RS OC HELP NEEDED - Overclockers Australia Forums This thread Refback 27-09-2008 02:09 PM
LP UT X-48 DDR3 - C1 error - DFI Club Global Support Forum Post #0 Refback 07-06-2008 07:52 PM

New To Site? Need Help?

All times are GMT +11. The time now is 12:40 AM.
Powered by vBulletin® Version 3.7.4
Copyright ©2000 - 2009, Jelsoft Enterprises Ltd.
Search Engine Optimization by vBSEO 3.2.0 RC5
Contact Us - Archive - Top