View Single Post
eva2000
Administrator
 eva2000's Avatar
 
Join Date: Jul 22 2004
Australia
Brisbane, Australia
Posts: 20,949
Blog Entries: 30
eva2000 is offline
Old 04-11-2009, 03:11 AM   #4 (permalink)

DDR3-1900Mhz 6-8-6-24 1T at 1.62v
(Kit 1: module #5 + #3 + #6)

Testing CAS6 clocks, with 6-7-6-24 1T at 1.62v max memory frequency came to DDR3-1720Mhz (860mhz), but loosen tRCD from 7 to 8 and max memory frequency jumped to DDR3-1900Mhz 6-8-6-24 1T at 1.62v! Using same same tFAW = 34, B2B = 4 and DDRAM Data/CTRL VREF A/B/C tweaks as my 8-9-8-24 tests for HyperPi 8x32M and single Super Pi 32M.






Bios settings used:
Code:

****************************
AI Tweaker
****************************
AI Overclock Tuner: Manual
CPU Ratio Setting: 20 
Intel(R) SpeedStep(TM) Tech: Disabled
BCLK Frequency: 195
PCIE Frequency: 100
DRAM Frequency: DDR3-1900
UCLK Frequency: 3800Mhz
QPI Link Data Rate: AUTO

*******************
DRAM Timing Control
*******************
DRAM CAS Latency: 6 DRAM Clock
DRAM RAS# to CAS# Delay : 8 DRAM Clock
DRAM RAS# PRE Time: 6 DRAM Clock
DRAM RAS# ACT Time: 24 DRAM Clock
DRAM RAS# to RAS# Delay: AUTO
DRAM REF Cycle Time: AUTO
DRAM WRITE Recovery Time: AUTO
DRAM READ to PRE Time: AUTO
DRAM FOUR ACT WIN Time: 34
DRAM Back-To-Back CAS# Delay: 4

DRAM Timing Mode: 1N
DRAM Round Trip Latency on CHA: AUTO
DRAM Round Trip Latency on CHB: AUTO
DRAM Round Trip Latency on CHC: AUTO

DRAM WRITE To READ Delay(DD): AUTO
DRAM WRITE To READ Delay(DR): AUTO
DRAM WRITE To READ Delay(SR): AUTO
DRAM READ To WRITE Delay (DD): AUTO
DRAM READ To WRITE Delay (DR): AUTO
DRAM READ To WRITE Delay (SR): AUTO
DRAM READ To READ Delay(DD): AUTO
DRAM READ To READ Delay(DR): AUTO
DRAM READ To READ Delay(SR): AUTO
DRAM WRITE To WRITE Delay(DD): AUTO
DRAM WRITE To WRITE Delay(DR): AUTO
DRAM WRITE To WRITE Delay(SR): AUTO

****************************
CPU Voltage: 1.25v
CPU PLL Voltage: 1.80
QPI/DRAM Core Voltage: 1.4750v
IOH Voltage: 1.24
IOH PCIE Voltage: 1.50
ICH Voltage: 1.10
ICH PCIE Voltage: 1.50
DRAM Bus Voltage: 1.62v
DRAM DATA REF Voltage on CHA: 0.485
DRAM CTRL REF Voltage on CHA: 0.485
DRAM DATA REF Voltage on CHB: 0.525
DRAM CTRL REF Voltage on CHB: 0.525
DRAM DATA REF Voltage on CHC: 0.470
DRAM CTRL REF Voltage on CHC: 0.470
****************************
Load-Line Calibration: AUTO
CPU Differential Amplitude: 1000mv
CPU Clock Skew: AUTO
CPU Spread Spectrum: Disabled
IOH Clock Skew: AUTO
PCIE Spread Spectrum: Disabled

CPU Advance Settings
C1E Support: Disabled
Hardware Prefetcher: Enabled
Adjacent Cache Line Prefetcher: Enabled
Intel (R) Virtualization Tech: Disabled
CPU TM Function: Disabled
Execute Disable Bit: Disabled
Intel (R) HT Technology: Enabled
Active Processor Cores: ALL
A20M: Disabled
Intel(R) SpeedStep(TM) Tech: Disabled
Intel (R) C-State Tech: Disabled
****************************
Express Gate: Disabled

Last edited by eva2000; 09-11-2009 at 12:02 AM..
Reply With Quote